

What is claimed is:

- 1 1. A method comprising the steps of:
 - 2 (a) simulating on a processor a fabrication of a plurality of layout patterns by a
 - 3 lithographic process;
 - 4 (b) determining sensitivities of the layout patterns to a plurality of parameters based on
 - 5 the simulation;
 - 6 (c) using the sensitivities to calculate deviations of the patterns across a range of each
 - 7 respective one of the parameters; and
 - 8 (d) selecting ones of the patterns having predetermined deviation characteristics to be
 - 9 used as test patterns.
- 1 2. The method of claim 1, further comprising applying optical proximity correction, and
- 2 repeating steps (a) through (d).
- 1 3. The method of claim 1, wherein step (b) includes calculating the sensitivity of one of
- 2 the patterns with respect to one of the parameters as a partial derivative of the deviation of the
- 3 one pattern with respect to the one parameter, based on only two values of the one parameter
- 4 and the corresponding two values of the deviation of the one pattern.
- 1 4. The method of claim 1, wherein step (c) includes calculating the deviations of the
- 2 patterns using a first degree polynomial that is a linear combination of deviation portions due
- 3 to each respective parameter, each respective deviation calculated based on the respective
- 4 sensitivity of the pattern to that parameter.
- 1 5. The method of claim 1, further comprising automatically selecting the patterns having
- 2 maximum or near-maximum deviations to be used as test patterns.
- 1 6. The method of claim 5, further comprising printing the patterns having maximum or
- 2 near-maximum deviations on a test chip or test wafer.

1 7. The method of claim 1, further comprising selecting a plurality of directions, and
2 selecting the respective patterns having the maximum deviation in each respective one of the
3 plurality of directions to be used as test patterns.

1 8. The method of claim 1, wherein the predetermined deviation characteristics are
2 ~~selected from the group consisting of maximum, near maximum, minimum and near~~
3 minimum deviations in a multidimensional process parameter space.

1 9. The method of claim 1, wherein the patterns are selected so as to have extremal
2 sensitivities with respect to deviations in process parameters.

1 10. A computer-implemented system comprising:
2 means for simulating on a processor a fabrication of a plurality of layout patterns by a
3 lithographic process;
4 means for determining sensitivities of the layout patterns to a plurality of parameters
5 based on the simulation;
6 means for using the sensitivities to calculate deviations of the patterns across a range
7 of each respective one of the parameters; and
8 means for selecting ones of the patterns having predetermined deviation
9 characteristics to be used as test patterns.

1 11. A computer-readable medium encoded with computer program code, wherein, when
2 the computer program code is executed by a processor, the processor performs a method
3 comprising the steps of:
4 (a) simulating on a processor a fabrication of a plurality of layout patterns by a lithographic
5 process;
6 (b) determining sensitivities of the layout patterns to a plurality of parameters based on the
7 simulation;
8 (c) using the sensitivities to calculate deviations of the patterns across a range of each
9 respective one of the parameters; and
10 (d) selecting ones of the patterns having predetermined deviation characteristics to be used as
11 test patterns.

1 12. A computer implemented system comprising:
2 means for receiving a set of priorities from a user;
3 means for selecting a subset of features of a mask having the highest error rates, using
4 a plurality of layout data;
5 means for constructing an extrema map consistent with the user input;
6 ~~means for identifying one or more changes to the layout data based on the extrema~~
7 map.

1 13. The system of claim 12, further comprising means for systematically selecting
2 characterizing structures from a layout that is generated from the layout data, the
3 characterizing structures characterizing the lithography and process performance of the
4 layout.

1 14. The system of claim 13, wherein the selecting of characterizing structures is based on
2 lithographical properties of the characterizing structures.

1 15. The system of claim 13, wherein the characterizing structures are selected based on
2 the lithographical properties of the characterizing structures under variation of a plurality of
3 process parameters.

1 16. The system of claim 15, wherein the selection of characterizing structures includes:
2 characterizing each process parameter by a respective sensitivity of the pattern to
3 changes of that process parameter; and
4 selecting a hull of a multi-dimensional process space by combining the sensitivities
5 and determining maximum and/or minimum values of the combined sensitivities.

1 17. The system of claim 16, wherein a function modeling non-monotonic sensitivity to
2 one of the parameters is defined using sampled extrema points.

1 18. The system of claim 14, wherein measurements are used to calibrate parameters.

1 19. The system of claim 18, wherein the measurements are deviations in distance, covered
2 area or critical dimension.

- 1 20. An integrated circuit fabricated by a method comprising:
- 2 (a) simulating a fabrication of a plurality of layout patterns by a lithographic process;
- 3 (b) determining sensitivities of the layout patterns to a plurality of parameters based on
- 4 the simulation;
- 5 (c) selecting ones of the patterns to be used as test patterns based on the sensitivities;
- 6 ~~(d) fabricating the selected test patterns in an apparatus that performs the lithographic~~
- 7 process;
- 8 (e) performing an inspection of the fabricated test patterns;
- 9 (f) adjusting the lithographic process based on the inspection; and
- 10 (g) fabricating an integrated circuit in the apparatus using the adjusted lithographic
- 11 process.